BetaRare
FeSens/openTPU
An open-source AI accelerator, developed by AI: RTL, ISA, simulator, compiler and profiler in one repo. Runs Qwen3, LFM2.5 and Qwen3.5 on a Kintex-7 PCIe card.
- Owner
- FeSens (personal account)
- Stars
- Stars: 888
- Forks
- Forks: 80
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2026
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by FeSens
All 2 repos by FeSens- FeSens/auto-arch-tournamentStars: 204SystemVerilogPrototype
Nearby in Verilog
All Verilog repos- ultraembedded/coresStars: 940VerilogBeta
- WangXuan95/FPGA-USB-DeviceStars: 934VerilogBeta
- open-sdr/openwifi-hwStars: 916VerilogBeta
- lvyufeng/step_into_mipsStars: 886VerilogBeta
- KastnerRG/riffaStars: 884VerilogBeta
- Obijuan/open-fpga-verilog-tutorialStars: 871VerilogBeta