BetaRare
open-sdr/openwifi-hw
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
- Owner
- open-sdr (organization)
- Stars
- Stars: 917
- Forks
- Forks: 314
- Language
- Verilog
- License
- AGPL-3.0
- Created
- 2019
- Topics
- fpgaofdmwi-fizynqlinuxmac80211csmadmaveriloghls
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by open-sdr
All 2 repos by open-sdr- open-sdr/openwifiStars: 4,858CRC
Nearby in Verilog
All Verilog repos- WangXuan95/FPGA-FOCStars: 994VerilogBeta
- ultraembedded/coresStars: 940VerilogBeta
- WangXuan95/FPGA-USB-DeviceStars: 934VerilogBeta
- FeSens/openTPUStars: 907VerilogBeta
- lvyufeng/step_into_mipsStars: 886VerilogBeta
- KastnerRG/riffaStars: 884VerilogBeta