BetaRare
ultraembedded/cores
Various HDL (Verilog) IP Cores
- Owner
- ultraembedded (personal account)
- Stars
- Stars: 940
- Forks
- Forks: 238
- Language
- Verilog
- License
- None
- Created
- 2015
- Topics
- verilogrtlverilog-hdlfpgaverilatorverilog-componentsasicsdramsramaudio
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by ultraembedded
All 14 repos by ultraembedded- ultraembedded/riscvStars: 1,812VerilogBeta
- ultraembedded/biriscvStars: 1,329VerilogBeta
- ultraembedded/core_ddr3_controllerStars: 645VerilogAlpha
- ultraembedded/FPGAmpStars: 307CAlpha
- ultraembedded/core_jpegStars: 283VerilogAlpha
- ultraembedded/riscv_socStars: 213VerilogPrototype
Nearby in Verilog
All Verilog repos- odriverobotics/ODriveHardwareStars: 1,110VerilogBeta
- mntmn/amiga2000-gfxcardStars: 1,021VerilogBeta
- WangXuan95/FPGA-FOCStars: 994VerilogBeta
- WangXuan95/FPGA-USB-DeviceStars: 934VerilogBeta
- open-sdr/openwifi-hwStars: 916VerilogBeta
- FeSens/openTPUStars: 898VerilogBeta