AlphaUncommon
abdelazeem201/ASIC-Design-Roadmap
The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with…
- Owner
- abdelazeem201 (personal account)
- Stars
- Stars: 576
- Forks
- Forks: 72
- Language
- Verilog
- License
- MIT
- Created
- 2021
- Topics
- awesomeawesome-listfpgahardwareverilog
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by abdelazeem201
All 3 repos by abdelazeem201- abdelazeem201/Systolic-array-implementation-in-RTL-for-TPUStars: 382VerilogAlpha
- abdelazeem201/Cadence-RTL-to-GDSII-FlowStars: 141VerilogPrototype
Nearby in Verilog
All Verilog repos- alexforencich/verilog-uartStars: 591VerilogAlpha
- quanzaihh/Neural-Network-AcceleratorStars: 583VerilogAlpha
- schlae/graphics-gremlinStars: 581VerilogAlpha
- google/CFU-PlaygroundStars: 571VerilogAlpha
- adki/AMBA_AXI_AHB_APBStars: 562VerilogAlpha
- zephray/VerilogBoyStars: 550VerilogAlpha