PrototypeCommon
ben-marshall/uart
A simple implementation of a UART modem in Verilog.
- Owner
- ben-marshall (personal account)
- Stars
- Stars: 198
- Forks
- Forks: 30
- Language
- Verilog
- License
- MIT
- Created
- 2017
- Topics
- hardwarefpgaverilogverilog-hdluartuart-verilog
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by ben-marshall
All 4 repos by ben-marshall- ben-marshall/awesome-open-hardware-verificationStars: 634Alpha
- ben-marshall/verilog-parserStars: 135CPrototype
- ben-marshall/verilog-vcd-parserStars: 104C++Prototype
Nearby in Verilog
All Verilog repos- sumanth-kalluri/cnn_hardware_acclerator_for_fpgaStars: 199VerilogPrototype
- benreynwar/fft-dit-fpgaStars: 198VerilogPrototype
- thedatabusdotio/fpga-ml-acceleratorStars: 198VerilogPrototype
- rejunity/tiny-asic-1_58bit-matrix-mulStars: 197VerilogPrototype
- hrvach/fpg1Stars: 195VerilogPrototype