PrototypeCommon
rejunity/tiny-asic-1_58bit-matrix-mul
Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
- Owner
- rejunity (personal account)
- Stars
- Stars: 197
- Forks
- Forks: 16
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2024
- Topics
- asicllm-inferencesystolic-arraystinytapeout
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by rejunity
All 2 repos by rejunity- rejunity/z80-open-siliconStars: 814VerilogBeta
Nearby in Verilog
All Verilog repos- benreynwar/fft-dit-fpgaStars: 198VerilogPrototype
- ben-marshall/uartStars: 198VerilogPrototype
- thedatabusdotio/fpga-ml-acceleratorStars: 198VerilogPrototype
- hrvach/fpg1Stars: 195VerilogPrototype
- ulixxe/usb_cdcStars: 194VerilogPrototype
- muditbhargava66/High-Frequency-Trading-FPGA-SystemStars: 194VerilogPrototype