Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits
PrototypeCommon

cliffordwolf/PonyLink

A single-wire bi-directional chip-to-chip interface for FPGAs

Owner
cliffordwolf (personal account)
Stars
Stars: 128
Forks
Forks: 15
Language
Verilog
License
None
Created
2016
Tier
Prototype (100 to 249 ★) What this tier means
View on GitHub

More repos by cliffordwolf

All 2 repos by cliffordwolf

Nearby in Verilog

All Verilog repos