AlphaUncommon
damdoy/ice40_ultraplus_examples
Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
- Owner
- damdoy (personal account)
- Stars
- Stars: 302
- Forks
- Forks: 45
- Language
- Verilog
- License
- MPL-2.0
- Created
- 2019
- Topics
- fpgaice40risc-vverilog
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by damdoy
All 2 repos by damdoy- damdoy/opengl_examplesStars: 291C++Alpha
Nearby in Verilog
All Verilog repos- fromgof/TridentVisionStars: 312VerilogAlpha
- SparcLab/OpenSERDESStars: 309VerilogAlpha
- budude2/openfpga-GBCStars: 308VerilogAlpha
- efabless/raven-picorv32Stars: 299VerilogAlpha
- nand2mario/snestangStars: 298VerilogAlpha
- wqzustc/High-Performance-Tensor-Processing-EnginesStars: 297VerilogAlpha