AlphaUncommon
dawsonjon/Chips-2.0
FPGA Design Suite based on C to Verilog design flow.
- Owner
- dawsonjon (personal account)
- Stars
- Stars: 250
- Forks
- Forks: 47
- Language
- Python
- License
- MIT
- Created
- 2011
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by dawsonjon
All 7 repos by dawsonjon- dawsonjon/fpuStars: 763VerilogBeta
- dawsonjon/PicoRXStars: 555C++Alpha
- dawsonjon/101ThingsStars: 231G-codePrototype
- dawsonjon/FPGA-radioStars: 128VHDLPrototype
- dawsonjon/FPGA-TXStars: 109VerilogPrototype
- dawsonjon/verilog-mathStars: 101VerilogPrototype
Nearby in Python
All Python repos- Ahren09/ScienceUtopiaStars: 250PythonAlpha
- ryan-bergio03h1/Instagram-View-Booster-Free-Reel-Story-Views-Tool-2026Stars: 250PythonAlpha
- aa1143/NamiAgentStars: 250PythonAlpha
- alex/django-ajax-validationStars: 250PythonAlpha
- bbangert/velruseStars: 250PythonAlpha
- Cue/fast-python-pbStars: 250PythonAlpha