BetaRare
dawsonjon/fpu
synthesiseable ieee 754 floating point library in verilog
- Owner
- dawsonjon (personal account)
- Stars
- Stars: 763
- Forks
- Forks: 156
- Language
- Verilog
- License
- MIT
- Created
- 2013
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by dawsonjon
All 7 repos by dawsonjon- dawsonjon/PicoRXStars: 555C++Alpha
- dawsonjon/Chips-2.0Stars: 250PythonAlpha
- dawsonjon/101ThingsStars: 231G-codePrototype
- dawsonjon/FPGA-radioStars: 128VHDLPrototype
- dawsonjon/FPGA-TXStars: 109VerilogPrototype
- dawsonjon/verilog-mathStars: 101VerilogPrototype
Nearby in Verilog
All Verilog repos- ekknod/pcileech-wifiStars: 794VerilogBeta
- The-OpenROAD-Project/OpenROAD-flow-scriptsStars: 786VerilogBeta
- Luthiraa/TALOS-V2Stars: 785VerilogBeta
- alexforencich/verilog-i2cStars: 731VerilogBeta
- antonblanchard/microwattStars: 729VerilogBeta
- OpenTimer/OpenTimerStars: 722VerilogBeta