PrototypeCommon
dawsonjon/FPGA-radio
Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
- Owner
- dawsonjon (personal account)
- Stars
- Stars: 128
- Forks
- Forks: 15
- Language
- VHDL
- License
- MIT
- Created
- 2016
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by dawsonjon
All 7 repos by dawsonjon- dawsonjon/fpuStars: 763VerilogBeta
- dawsonjon/PicoRXStars: 555C++Alpha
- dawsonjon/Chips-2.0Stars: 250PythonAlpha
- dawsonjon/101ThingsStars: 231G-codePrototype
- dawsonjon/FPGA-TXStars: 109VerilogPrototype
- dawsonjon/verilog-mathStars: 101VerilogPrototype
Nearby in VHDL
All VHDL repos- zxdos/zxunoStars: 130VHDLPrototype
- MJoergen/nexys4ddrStars: 130VHDLPrototype
- hamsternz/Rudi-RV32IStars: 128VHDLPrototype
- agural/FPGA-OscilloscopeStars: 127VHDLPrototype
- drxzcl/neppielightStars: 127VHDLPrototype
- nullobject/sdram-fpgaStars: 127VHDLPrototype