AlphaUncommon
dpretet/axi-crossbar
Parametric AXI4 crossbar in SystemVerilog
- Owner
- dpretet (personal account)
- Stars
- Stars: 251
- Forks
- Forks: 41
- Language
- SystemVerilog
- License
- MIT
- Created
- 2021
- Topics
- axi4axi4-liteaxi4-protocolaxi4-fullcrossbarinterconnectfpgafpga-socprocessorasic-design
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by dpretet
All 2 repos by dpretet- dpretet/async_fifoStars: 498SystemVerilogAlpha
Nearby in SystemVerilog
All SystemVerilog repos- intel/fpga-npuStars: 267SystemVerilogAlpha
- mathis-s/SoomRVStars: 259SystemVerilogAlpha
- pulp-platform/iDMAStars: 254SystemVerilogAlpha
- ARC-Lab-UF/sv-tutorialStars: 248SystemVerilogPrototype
- apfaudio/eurorack-pmodStars: 241SystemVerilogPrototype
- risclite/SuperScalar-RISCV-CPUStars: 239SystemVerilogPrototype