Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits
PrototypeCommon

risclite/SuperScalar-RISCV-CPU

SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.

Owner
risclite (personal account)
Stars
Stars: 239
Forks
Forks: 45
Language
SystemVerilog
License
None
Created
2019
Tier
Prototype (100 to 249 ★) What this tier means
View on GitHub

More repos by risclite

All 2 repos by risclite

Nearby in SystemVerilog

All SystemVerilog repos