PrototypeCommon
dshekhalev/FEC
FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
- Owner
- dshekhalev (personal account)
- Stars
- Stars: 153
- Forks
- Forks: 48
- Language
- SystemVerilog
- License
- MIT
- Created
- 2023
- Topics
- bch-codesdvbdvb-s2fecgolayldpcllrpolarreed-solomon-codesturbo
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- chipsalliance/caliptra-rtlStars: 160SystemVerilogPrototype
- accellera-official/uvm-coreStars: 156SystemVerilogPrototype
- Dollbar/OverflowStars: 154SystemVerilogPrototype
- waviousllc/wav-lpddr-hwStars: 148SystemVerilogPrototype
- WangXuan95/FPGA-SATA-HBAStars: 148SystemVerilogPrototype
- ic-lab-duth/RISC-V-VectorStars: 147SystemVerilogPrototype