PrototypeCommon
Dollbar/Overflow
This is an open-source project focused on AI system-on-chip (SoC) architecture, jointly initiated by the Dollbar organization at the USTc.
- Owner
- Dollbar (personal account)
- Stars
- Stars: 154
- Forks
- Forks: 40
- Language
- SystemVerilog
- License
- None
- Created
- 2026
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- agalimberti/NoCRouterStars: 160SystemVerilogPrototype
- chipsalliance/caliptra-rtlStars: 160SystemVerilogPrototype
- accellera-official/uvm-coreStars: 156SystemVerilogPrototype
- dshekhalev/FECStars: 153SystemVerilogPrototype
- waviousllc/wav-lpddr-hwStars: 148SystemVerilogPrototype
- WangXuan95/FPGA-SATA-HBAStars: 148SystemVerilogPrototype