PrototypeCommon
chipsalliance/caliptra-rtl
HW Design Collateral for Caliptra RoT IP
- Owner
- chipsalliance (organization)
- Stars
- Stars: 160
- Forks
- Forks: 108
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2023
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/chiselStars: 4,827ScalaRC
- chipsalliance/rocket-chipStars: 3,895ScalaRC
- chipsalliance/veribleStars: 1,974C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/Cores-VeeR-EH1Stars: 971SystemVerilogBeta
- chipsalliance/firrtlStars: 748ScalaBeta
Nearby in SystemVerilog
All SystemVerilog repos- Xilinx/open-nic-shellStars: 161SystemVerilogPrototype
- iammituraj/pequeno_riscvStars: 161SystemVerilogPrototype
- agalimberti/NoCRouterStars: 160SystemVerilogPrototype
- accellera-official/uvm-coreStars: 156SystemVerilogPrototype
- chenyuliu577-cyber/jyd-rv32i-fpga-coreStars: 155SystemVerilogPrototype
- dshekhalev/FECStars: 153SystemVerilogPrototype