PrototypeCommon
enjoy-digital/daisho
Test of the USB3 IP Core from Daisho on a Xilinx device
- Owner
- enjoy-digital (personal account)
- Stars
- Stars: 112
- Forks
- Forks: 32
- Language
- Verilog
- License
- None
- Created
- 2017
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by enjoy-digital
All 12 repos by enjoy-digital- enjoy-digital/litexStars: 4,187PythonRC
- enjoy-digital/litepcieStars: 740PythonBeta
- enjoy-digital/litedramStars: 569PythonAlpha
- enjoy-digital/liteethStars: 310PythonAlpha
- enjoy-digital/usb3_pipeStars: 274PythonAlpha
- enjoy-digital/litex_m2sdrStars: 229CPrototype
Nearby in Verilog
All Verilog repos- ispras/hdl-benchmarksStars: 113VerilogPrototype
- lucysrausch/colorlight-led-cubeStars: 113VerilogPrototype
- RISC-KC/basic_rv32sStars: 112VerilogPrototype
- myriadrf/LimeSDR-USB_GWStars: 111VerilogPrototype
- JulianKemmerer/PipelineC-GraphicsStars: 110VerilogPrototype
- dawsonjon/FPGA-TXStars: 109VerilogPrototype