PrototypeCommon
myriadrf/LimeSDR-USB_GW
Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board
- Owner
- myriadrf (organization)
- Stars
- Stars: 111
- Forks
- Forks: 68
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2016
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by myriadrf
All 7 repos by myriadrf- myriadrf/LimeSuiteStars: 529CAlpha
- myriadrf/LimeSDR-USBStars: 411ANTLRAlpha
- myriadrf/LoRa-SDRStars: 276C++Alpha
- myriadrf/LimeSDR-MiniStars: 200ANTLRPrototype
- myriadrf/gr-limesdrStars: 151C++Prototype
- myriadrf/LMS7002M-docsStars: 120Prototype
Nearby in Verilog
All Verilog repos- lucysrausch/colorlight-led-cubeStars: 113VerilogPrototype
- enjoy-digital/daishoStars: 112VerilogPrototype
- RISC-KC/basic_rv32sStars: 112VerilogPrototype
- JulianKemmerer/PipelineC-GraphicsStars: 110VerilogPrototype
- dawsonjon/FPGA-TXStars: 109VerilogPrototype
- zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16Stars: 109VerilogPrototype