Illustration: the project’s public image, pixelated by RepoMasters. Credits
BetaRare

fpganinja/taxi

AXI, AXI stream, Ethernet, and PCIe components in System Verilog

Owner
fpganinja (organization)
Stars
Stars: 1,004
Forks
Forks: 159
Language
SystemVerilog
License
CERN-OHL-S-2.0
Created
2025
Tier
Beta (700 to 1,999 ★) What this tier means
View on GitHub

Nearby in SystemVerilog

All SystemVerilog repos