BetaRare
chipsalliance/Cores-VeeR-EH1
VeeR EH1 core
- Owner
- chipsalliance (organization)
- Stars
- Stars: 971
- Forks
- Forks: 246
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2019
- Topics
- processorriscriscvrisc-vfusesocverilatorwestern-digitalopen-source-hardwarertlfpga
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/chiselStars: 4,827ScalaRC
- chipsalliance/rocket-chipStars: 3,895ScalaRC
- chipsalliance/veribleStars: 1,974C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/firrtlStars: 748ScalaBeta
- chipsalliance/chisel-templateStars: 709ShellBeta
Nearby in SystemVerilog
All SystemVerilog repos- rsd-devel/rsdStars: 1,214SystemVerilogBeta
- syntacore/scr1Stars: 1,013SystemVerilogBeta
- fpganinja/taxiStars: 1,004SystemVerilogBeta
- westerndigitalcorporation/swerv_eh1Stars: 882SystemVerilogBeta
- black-parrot/black-parrotStars: 841SystemVerilogBeta
- pulp-platform/common_cellsStars: 814SystemVerilogBeta