PrototypeCommon
gnodipac886/ViT-FPGA-TPU
FPGA based Vision Transformer accelerator (Harvard CS205)
- Owner
- gnodipac886 (personal account)
- Stars
- Stars: 165
- Forks
- Forks: 17
- Language
- SystemVerilog
- License
- None
- Created
- 2023
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by gnodipac886
All 2 repos by gnodipac886- gnodipac886/MatebookXPro-hackintoshStars: 257Rich Text FormatAlpha
Nearby in SystemVerilog
All SystemVerilog repos- bsc-loca/sargantanaStars: 168SystemVerilogPrototype
- munetomo-maruyama/mmRISC-2Stars: 168SystemVerilogPrototype
- srg320/Saturn_MiSTerStars: 166SystemVerilogPrototype
- GodelMachine/AHB2Stars: 164SystemVerilogPrototype
- openhwfoundation/cv32e40sStars: 163SystemVerilogPrototype
- Xilinx/open-nic-shellStars: 161SystemVerilogPrototype