PrototypeCommon
munetomo-maruyama/mmRISC-2
64-bit RISC-V (RV64GC) core that boots Linux on an Arty A7 FPGA. Designed entirely by Claude Code: the specifications, RTL, verification and documents were all written by the AI.
- Owner
- munetomo-maruyama (personal account)
- Stars
- Stars: 165
- Forks
- Forks: 31
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2026
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- srg320/Saturn_MiSTerStars: 166SystemVerilogPrototype
- bsc-loca/sargantanaStars: 166SystemVerilogPrototype
- gnodipac886/ViT-FPGA-TPUStars: 165SystemVerilogPrototype
- GodelMachine/AHB2Stars: 164SystemVerilogPrototype
- openhwfoundation/cv32e40sStars: 163SystemVerilogPrototype
- Xilinx/open-nic-shellStars: 161SystemVerilogPrototype