RCEpic
lowRISC/ibex
Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)
- Owner
- lowRISC (organization)
- Stars
- Stars: 2,146
- Forks
- Forks: 827
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2017
- Topics
- hardwarecpucorerisc-vrv32lowrisclowrisc-ibex
- Tier
- RC (2,000 to 4,999 ★) What this tier means
More repos by lowRISC
All 7 repos by lowRISC- lowRISC/opentitanStars: 3,723SystemVerilogRC
- lowRISC/lowrisc-chipStars: 601SystemVerilogAlpha
- lowRISC/style-guidesStars: 552Alpha
- lowRISC/riscv-llvmStars: 279ShellAlpha
- lowRISC/muntjacStars: 124SystemVerilogPrototype
- lowRISC/ibex-demo-systemStars: 106CPrototype
Nearby in SystemVerilog
All SystemVerilog repos- adam-maj/tiny-gpuStars: 13,159SystemVerilogStable
- verilator/verilatorStars: 4,048SystemVerilogRC
- lowRISC/opentitanStars: 3,723SystemVerilogRC
- pulp-platform/axiStars: 1,742SystemVerilogBeta
- aws/aws-fpgaStars: 1,691SystemVerilogBeta
- itsfrank/MinecraftHDLStars: 1,596SystemVerilogBeta