BetaRare
itsfrank/MinecraftHDL
A Verilog synthesis flow for Minecraft redstone circuits
- Owner
- itsfrank (personal account)
- Stars
- Stars: 1,596
- Forks
- Forks: 34
- Language
- SystemVerilog
- License
- None
- Created
- 2016
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by itsfrank
All 2 repos by itsfrank- itsfrank/vue-typescriptStars: 355TypeScriptAlpha
Nearby in SystemVerilog
All SystemVerilog repos- lowRISC/ibexStars: 2,148SystemVerilogRC
- pulp-platform/axiStars: 1,743SystemVerilogBeta
- aws/aws-fpgaStars: 1,691SystemVerilogBeta
- hughperkins/VeriGPUStars: 1,400SystemVerilogBeta
- chili-chips-ba/wireguard-fpgaStars: 1,378SystemVerilogBeta
- openhwfoundation/cv32e40pStars: 1,316SystemVerilogBeta