Illustration: the project’s public image, pixelated by RepoMasters. Credits
BetaRare

pulp-platform/axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Owner
pulp-platform (organization)
Stars
Stars: 1,743
Forks
Forks: 378
Language
SystemVerilog
License
None
Created
2018
Topics
axiaxi4axi4-litesystemveriloghardwarenetwork-on-chipasicfpgartlip
Tier
Beta (700 to 1,999 ★) What this tier means
View on GitHub

More repos by pulp-platform

All 25 repos by pulp-platform

Nearby in SystemVerilog

All SystemVerilog repos