PrototypeCommon
openhwfoundation/cva5
The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
- Owner
- openhwfoundation (organization)
- Stars
- Stars: 140
- Forks
- Forks: 36
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2022
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by openhwfoundation
All 13 repos by openhwfoundation- openhwfoundation/cva6Stars: 3,183AssemblyRC
- openhwfoundation/cv32e40pStars: 1,317SystemVerilogBeta
- openhwfoundation/core-v-verifStars: 737AssemblyBeta
- openhwfoundation/cvwStars: 659SystemVerilogAlpha
- openhwfoundation/cvfpuStars: 648SystemVerilogAlpha
- openhwfoundation/core-v-coresStars: 380Alpha
Nearby in SystemVerilog
All SystemVerilog repos- chipsalliance/uvm-verilatorStars: 143SystemVerilogPrototype
- pulp-platform/register_interfaceStars: 141SystemVerilogPrototype
- marcoz001/axi-uvmStars: 140SystemVerilogPrototype
- MiSTer-devel/C64_MiSTerStars: 139SystemVerilogPrototype
- microsoft/cheriot-ibexStars: 138SystemVerilogPrototype
- ZcashFoundation/zcash-fpgaStars: 135SystemVerilogPrototype