Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits

AlphaUncommon

pulp-platform/pulp

This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.

Owner: pulp-platform (organization)
Stars: Stars: 572
Forks: Forks: 129
Language: SystemVerilog
License: None
Created: 2018
Tier: Alpha (250 to 699 ★) What this tier means

View on GitHub

More repos by pulp-platform

All 25 repos by pulp-platform

pulp-platform/axiStars: 1,742SystemVerilogBeta
pulp-platform/pulpinoStars: 1,073CBeta
pulp-platform/common_cellsStars: 812SystemVerilogBeta
pulp-platform/pulp-dronetStars: 629CAlpha
pulp-platform/araStars: 561CAlpha
pulp-platform/pulpissimoStars: 501SystemVerilogAlpha

Nearby in SystemVerilog

All SystemVerilog repos

openhwfoundation/cvfpuStars: 647SystemVerilogAlpha
trivialmips/nontrivial-mipsStars: 609SystemVerilogAlpha
lowRISC/lowrisc-chipStars: 601SystemVerilogAlpha
pulp-platform/pulpissimoStars: 501SystemVerilogAlpha
dpretet/async_fifoStars: 496SystemVerilogAlpha
NVlabs/verilog-evalStars: 491SystemVerilogAlpha