PrototypeCommon
risclite/R8051
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
- Owner
- risclite (personal account)
- Stars
- Stars: 209
- Forks
- Forks: 54
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2014
- Topics
- cpu8bittinyverilog
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by risclite
All 2 repos by risclite- risclite/SuperScalar-RISCV-CPUStars: 239SystemVerilogPrototype
Nearby in Verilog
All Verilog repos- ultraembedded/riscv_socStars: 213VerilogPrototype
- zach0zhang/Single_instruction_cycle_OpenMIPSStars: 210VerilogPrototype
- Juniper/open-register-design-toolStars: 209VerilogPrototype
- strigeus/fpganesStars: 208VerilogPrototype
- randyrossi/vicii-kawariStars: 205VerilogPrototype
- Lichee-Pi/Tang_E203_MiniStars: 204VerilogPrototype