PrototypeCommon
russdill/bch_verilog
Verilog based BCH encoder/decoder
- Owner
- russdill (personal account)
- Stars
- Stars: 139
- Forks
- Forks: 48
- Language
- Verilog
- License
- None
- Created
- 2014
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by russdill
All 3 repos by russdill- russdill/tunsocksStars: 344CAlpha
- russdill/juniper-vpn-pyStars: 113PythonPrototype
Nearby in Verilog
All Verilog repos- HDLForBeginners/ExamplesStars: 140VerilogPrototype
- AngeloJacobo/RISC-VStars: 139VerilogPrototype
- open-fpga/core-templateStars: 139VerilogPrototype
- efabless/caravel_mpw-oneStars: 138VerilogPrototype
- NXP/i3c-slave-designStars: 137VerilogPrototype