PrototypeCommon
efabless/caravel_mpw-one
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
- Owner
- efabless (organization)
- Stars
- Stars: 138
- Forks
- Forks: 140
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2020
- Topics
- caravelsky130magicpicorv32openramopenroadyosys
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by efabless
All 5 repos by efabless- efabless/caravelStars: 417VerilogAlpha
- efabless/raven-picorv32Stars: 299VerilogAlpha
- efabless/caravel_user_projectStars: 244VerilogPrototype
- efabless/foss-asic-toolsStars: 121TclPrototype
Nearby in Verilog
All Verilog repos- russdill/bch_verilogStars: 139VerilogPrototype
- AngeloJacobo/RISC-VStars: 139VerilogPrototype
- open-fpga/core-templateStars: 139VerilogPrototype
- NXP/i3c-slave-designStars: 137VerilogPrototype
- mczerski/SD-card-controllerStars: 136VerilogPrototype
- rj45/rj32Stars: 136VerilogPrototype