PrototypeCommon
ulixxe/usb_cdc
Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
- Owner
- ulixxe (personal account)
- Stars
- Stars: 194
- Forks
- Forks: 22
- Language
- Verilog
- License
- MIT
- Created
- 2021
- Topics
- usb-cdcverilogfpgaasicusbusb-devicetinyfpga-bxserialcdc-acmfomu
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in Verilog
All Verilog repos- rejunity/tiny-asic-1_58bit-matrix-mulStars: 197VerilogPrototype
- hrvach/fpg1Stars: 195VerilogPrototype
- muditbhargava66/High-Frequency-Trading-FPGA-SystemStars: 194VerilogPrototype
- FPGADude/Digital-DesignStars: 193VerilogPrototype
- bluespec/TooobaStars: 192VerilogPrototype
- MiSTer-devel/Minimig-AGA_MiSTerStars: 191VerilogPrototype