PrototypeCommon
AniketBadhan/Convolutional-Neural-Network
Implementation of CNN using Verilog
- Owner
- AniketBadhan (personal account)
- Stars
- Stars: 249
- Forks
- Forks: 84
- Language
- Verilog
- License
- None
- Created
- 2017
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in Verilog
All Verilog repos- mflowgen/freepdk-45nmStars: 255VerilogAlpha
- lauchinyuan/FPGA_QPSK-modemStars: 253VerilogAlpha
- GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-arrayStars: 249VerilogPrototype
- avakar/usbcorevStars: 244VerilogPrototype
- efabless/caravel_user_projectStars: 244VerilogPrototype
- hkust-zhiyao/RTLLMStars: 243VerilogPrototype