PrototypeCommon
hkust-zhiyao/RTLLM
An open-source benchmark for generating design RTL with natural language
- Owner
- hkust-zhiyao (personal account)
- Stars
- Stars: 243
- Forks
- Forks: 57
- Language
- Verilog
- License
- MIT
- Created
- 2023
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by hkust-zhiyao
All 2 repos by hkust-zhiyao- hkust-zhiyao/RTL-CoderStars: 330PythonAlpha
Nearby in Verilog
All Verilog repos- GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-arrayStars: 248VerilogPrototype
- avakar/usbcorevStars: 244VerilogPrototype
- efabless/caravel_user_projectStars: 244VerilogPrototype
- soDLA-publishment/soDLAStars: 241VerilogPrototype
- ChFrenkel/ODINStars: 241VerilogPrototype
- WangXuan95/FPGA-FixedPointStars: 241VerilogPrototype