PrototypeCommon
avakar/usbcorev
A full-speed device-side USB peripheral core written in Verilog.
- Owner
- avakar (personal account)
- Stars
- Stars: 244
- Forks
- Forks: 47
- Language
- Verilog
- License
- None
- Created
- 2013
- Topics
- fpgaverilogusb
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by avakar
All 3 repos by avakar- avakar/vcrtlStars: 222C++Prototype
- avakar/pytomlStars: 131PythonPrototype
Nearby in Verilog
All Verilog repos- AniketBadhan/Convolutional-Neural-NetworkStars: 249VerilogPrototype
- GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-arrayStars: 248VerilogPrototype
- efabless/caravel_user_projectStars: 244VerilogPrototype
- hkust-zhiyao/RTLLMStars: 243VerilogPrototype
- soDLA-publishment/soDLAStars: 241VerilogPrototype
- ChFrenkel/ODINStars: 241VerilogPrototype