PrototypeCommon
GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array
2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
- Owner
- GuoningHuang (personal account)
- Stars
- Stars: 248
- Forks
- Forks: 14
- Language
- Verilog
- License
- GPL-3.0
- Created
- 2023
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in Verilog
All Verilog repos- mflowgen/freepdk-45nmStars: 255VerilogAlpha
- lauchinyuan/FPGA_QPSK-modemStars: 253VerilogAlpha
- AniketBadhan/Convolutional-Neural-NetworkStars: 249VerilogPrototype
- avakar/usbcorevStars: 244VerilogPrototype
- efabless/caravel_user_projectStars: 244VerilogPrototype
- hkust-zhiyao/RTLLMStars: 243VerilogPrototype