PrototypeCommon
agalimberti/NoCRouter
RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
- Owner
- agalimberti (personal account)
- Stars
- Stars: 160
- Forks
- Forks: 48
- Language
- SystemVerilog
- License
- MIT
- Created
- 2016
- Topics
- network-on-chipnocroutersystemverilog
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- iammituraj/pequeno_riscvStars: 161SystemVerilogPrototype
- chenyuliu577-cyber/jyd-rv32i-fpga-coreStars: 161SystemVerilogPrototype
- chipsalliance/caliptra-rtlStars: 160SystemVerilogPrototype
- accellera-official/uvm-coreStars: 156SystemVerilogPrototype
- Dollbar/OverflowStars: 154SystemVerilogPrototype
- dshekhalev/FECStars: 153SystemVerilogPrototype