RCEpic
SI-RISCV/e200_opensource
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
Archived: this repository is read-only
- Owner
- SI-RISCV (personal account)
- Stars
- Stars: 2,855
- Forks
- Forks: 1,047
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2017
- Topics
- risc-vultra-low-powercpucorechinaverilognuclei
- Tier
- RC (2,000 to 4,999 ★) What this tier means
More repos by SI-RISCV
All 2 repos by SI-RISCV- SI-RISCV/hbird-e-sdkStars: 115CPrototype
Nearby in Verilog
All Verilog repos- YosysHQ/picorv32Stars: 4,398VerilogRC
- The-OpenROAD-Project/OpenROADStars: 3,244VerilogRC
- alexforencich/verilog-ethernetStars: 3,143VerilogRC
- darklife/darkriscvStars: 2,631VerilogRC
- corundum/corundumStars: 2,506VerilogRC
- vortexgpgpu/vortexStars: 2,366VerilogRC