PrototypeCommon
WangXuan95/FPGA-FixedPoint
Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库，提供算术运算、与浮点数的互相转换，包含单周期和流水线两种实现。
- Owner
- WangXuan95 (personal account)
- Stars
- Stars: 241
- Forks
- Forks: 42
- Language
- Verilog
- License
- GPL-3.0
- Created
- 2019
- Topics
- verilogrtlsystemverilogfixedpointarithmeticpipeline
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by WangXuan95
All 23 repos by WangXuan95- WangXuan95/FPGA-FOCStars: 993VerilogBeta
- WangXuan95/FPGA-USB-DeviceStars: 934VerilogBeta
- WangXuan95/Xilinx-FPGA-PCIe-XDMA-TutorialStars: 868BatchfileBeta
- WangXuan95/BSV_Tutorial_cnStars: 612BluespecAlpha
- WangXuan95/USTC-RVSoCStars: 442SystemVerilogAlpha
- WangXuan95/FPGA-ftdi245fifoStars: 363VerilogAlpha
Nearby in Verilog
All Verilog repos- hkust-zhiyao/RTLLMStars: 243VerilogPrototype
- soDLA-publishment/soDLAStars: 241VerilogPrototype
- ChFrenkel/ODINStars: 241VerilogPrototype
- chipsalliance/synligStars: 237VerilogPrototype
- nandland/spi-slaveStars: 234VerilogPrototype