PrototypeCommon
chipsalliance/synlig
SystemVerilog synthesis tool
- Owner
- chipsalliance (organization)
- Stars
- Stars: 237
- Forks
- Forks: 29
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2021
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/chiselStars: 4,826ScalaRC
- chipsalliance/rocket-chipStars: 3,895ScalaRC
- chipsalliance/veribleStars: 1,974C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/Cores-VeeR-EH1Stars: 971SystemVerilogBeta
- chipsalliance/firrtlStars: 748ScalaBeta
Nearby in Verilog
All Verilog repos- soDLA-publishment/soDLAStars: 241VerilogPrototype
- ChFrenkel/ODINStars: 241VerilogPrototype
- WangXuan95/FPGA-FixedPointStars: 241VerilogPrototype
- nandland/spi-slaveStars: 234VerilogPrototype
- nonarkitten/amiga_replacement_projectStars: 234VerilogPrototype
- snbk001/Verilog-Design-ExamplesStars: 234VerilogPrototype