PrototypeCommon
ZipCPU/openarty
An Open Source configuration of the Arty platform
- Owner
- ZipCPU (personal account)
- Stars
- Stars: 133
- Forks
- Forks: 24
- Language
- Verilog
- License
- None
- Created
- 2016
- Topics
- zipcpufpgafpga-socartyverilatorwishbone-buswishbone
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by ZipCPU
All 14 repos by ZipCPU- ZipCPU/zipcpuStars: 1,597VerilogBeta
- ZipCPU/wb2axipStars: 713VerilogBeta
- ZipCPU/sdspiStars: 425VerilogAlpha
- ZipCPU/wbuart32Stars: 356VerilogAlpha
- ZipCPU/eth10gStars: 279CAlpha
- ZipCPU/dblclockfftStars: 269C++Alpha
Nearby in Verilog
All Verilog repos- AugustinJose1221/FPGA-BuildStars: 134VerilogPrototype
- robinhedwards/UltimateCartStars: 133VerilogPrototype
- ekb0412/100DaysofRTLStars: 133VerilogPrototype
- MiSTer-devel/Genesis_MiSTerStars: 132VerilogPrototype
- circuitgraph/circuitgraphStars: 132VerilogPrototype