PrototypeCommon
ZipCPU/sdr
A basic Soft(Gate)ware Defined Radio architecture
- Owner
- ZipCPU (personal account)
- Stars
- Stars: 106
- Forks
- Forks: 19
- Language
- Verilog
- License
- None
- Created
- 2020
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by ZipCPU
All 14 repos by ZipCPU- ZipCPU/zipcpuStars: 1,597VerilogBeta
- ZipCPU/wb2axipStars: 713VerilogBeta
- ZipCPU/sdspiStars: 425VerilogAlpha
- ZipCPU/wbuart32Stars: 356VerilogAlpha
- ZipCPU/eth10gStars: 279CAlpha
- ZipCPU/dblclockfftStars: 269C++Alpha
Nearby in Verilog
All Verilog repos- cavnex/mc6809Stars: 106VerilogPrototype
- lvd2/ay-3-8910_reverse_engineeredStars: 106VerilogPrototype
- WangXuan95/FPGA-RMII-SMIIStars: 106VerilogPrototype
- m-labs/lm32Stars: 105VerilogPrototype