AlphaUncommon
alexforencich/verilog-uart
Verilog UART
- Owner
- alexforencich (personal account)
- Stars
- Stars: 591
- Forks
- Forks: 159
- Language
- Verilog
- License
- MIT
- Created
- 2014
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by alexforencich
All 13 repos by alexforencich- alexforencich/verilog-ethernetStars: 3,143VerilogRC
- alexforencich/verilog-axiStars: 2,168VerilogRC
- alexforencich/verilog-pcieStars: 1,675VerilogBeta
- alexforencich/verilog-axisStars: 923PythonBeta
- alexforencich/verilog-i2cStars: 731VerilogBeta
- alexforencich/cocotbext-axiStars: 368PythonAlpha
Nearby in Verilog
All Verilog repos- QShen3/CNN-FPGAStars: 595VerilogAlpha
- openrisc/mor1kxStars: 593VerilogAlpha
- sheldonucr/ucr-eecs168-labStars: 592VerilogAlpha
- schlae/graphics-gremlinStars: 582VerilogAlpha
- quanzaihh/Neural-Network-AcceleratorStars: 582VerilogAlpha
- abdelazeem201/ASIC-Design-RoadmapStars: 577VerilogAlpha