BetaRare
alexforencich/verilog-axis
Verilog AXI stream components for FPGA implementation
- Owner
- alexforencich (personal account)
- Stars
- Stars: 923
- Forks
- Forks: 279
- Language
- Python
- License
- MIT
- Created
- 2014
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by alexforencich
All 13 repos by alexforencich- alexforencich/verilog-ethernetStars: 3,143VerilogRC
- alexforencich/verilog-axiStars: 2,168VerilogRC
- alexforencich/verilog-pcieStars: 1,675VerilogBeta
- alexforencich/verilog-i2cStars: 731VerilogBeta
- alexforencich/verilog-uartStars: 591VerilogAlpha
- alexforencich/cocotbext-axiStars: 368PythonAlpha
Nearby in Python
All Python repos- jeremyipark/vision-demosStars: 923PythonBeta
- athemeroy/awesome-claude-5-5-videosStars: 923PythonBeta
- GortexAI/francoStars: 923PythonBeta
- openpaperwork/pyocrStars: 923PythonBeta
- bl4de/security-toolsStars: 923PythonBeta
- charlax/python-educationStars: 923PythonBeta