PrototypeCommon
chili-chips-ba/openCologne-PCIE
The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog RTL with best-in-class VIP, M.2 and Edge cards for GateMate. Project opens PCIE conne…
- Owner
- chili-chips-ba (personal account)
- Stars
- Stars: 114
- Forks
- Forks: 14
- Language
- SystemVerilog
- License
- BSD-3-Clause
- Created
- 2025
- Topics
- endpointfpgam2pcbpciepipertlverilogbfmedubos5
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by chili-chips-ba
All 5 repos by chili-chips-ba- chili-chips-ba/wireguard-fpgaStars: 1,378PythonBeta
- chili-chips-ba/openPCIEStars: 114SystemVerilogPrototype
- chili-chips-ba/openCologneStars: 108SystemVerilogPrototype
- chili-chips-ba/openeye-CamSIStars: 102SystemVerilogPrototype
Nearby in SystemVerilog
All SystemVerilog repos- pulp-platform/heroStars: 114SystemVerilogPrototype
- chili-chips-ba/openPCIEStars: 114SystemVerilogPrototype
- nand2mario/z8086Stars: 114SystemVerilogPrototype
- mole99/greyhound-ihpStars: 112SystemVerilogPrototype