PrototypeCommon
chili-chips-ba/openeye-CamSI
A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the less…
- Owner
- chili-chips-ba (personal account)
- Stars
- Stars: 102
- Forks
- Forks: 27
- Language
- SystemVerilog
- License
- BSD-3-Clause
- Created
- 2023
- Topics
- cameracsifpgaimage-sensoropensourcertlvlchdmiimx283isp
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by chili-chips-ba
All 5 repos by chili-chips-ba- chili-chips-ba/wireguard-fpgaStars: 1,378PythonBeta
- chili-chips-ba/openPCIEStars: 114SystemVerilogPrototype
- chili-chips-ba/openCologne-PCIEStars: 114SystemVerilogPrototype
- chili-chips-ba/openCologneStars: 108SystemVerilogPrototype
Nearby in SystemVerilog
All SystemVerilog repos- OPAE/intel-fpga-bbbStars: 104SystemVerilogPrototype
- YosysHQ/nervStars: 103SystemVerilogPrototype
- pulp-platform/tech_cells_genericStars: 102SystemVerilogPrototype
- mirseo/JSiliconStars: 101SystemVerilogPrototype
- pavona/pavonaStars: 101SystemVerilogPrototype