PrototypeCommon
chili-chips-ba/openPCIE
Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to Gbps SerDes. Now for the first time in opensource on the Host side too. Our project roots for the Root Port in 4 ways: |1| openRTL |2| openBFM with unique SIM and WAVE capabilities, way better than vendor's |3| o…
- Owner
- chili-chips-ba (personal account)
- Stars
- Stars: 114
- Forks
- Forks: 16
- Language
- SystemVerilog
- License
- BSD-3-Clause
- Created
- 2025
- Topics
- backplanefpgapcbpcierprtlserdessystemverilogedubos5soc
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by chili-chips-ba
All 5 repos by chili-chips-ba- chili-chips-ba/wireguard-fpgaStars: 1,378PythonBeta
- chili-chips-ba/openCologne-PCIEStars: 116SystemVerilogPrototype
- chili-chips-ba/openCologneStars: 108SystemVerilogPrototype
- chili-chips-ba/openeye-CamSIStars: 102SystemVerilogPrototype
Nearby in SystemVerilog
All SystemVerilog repos- StefanSredojevic/Deep-Neural-Network-Hardware-AcceleratorStars: 117SystemVerilogPrototype
- chili-chips-ba/openCologne-PCIEStars: 116SystemVerilogPrototype
- nand2mario/z8086Stars: 114SystemVerilogPrototype
- pulp-platform/heroStars: 113SystemVerilogPrototype
- mole99/greyhound-ihpStars: 112SystemVerilogPrototype
- Verdvana/AXI4_InterconnectStars: 111SystemVerilogPrototype