PrototypeCommon
chili-chips-ba/openCologne
Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com
- Owner
- chili-chips-ba (personal account)
- Stars
- Stars: 108
- Forks
- Forks: 9
- Language
- SystemVerilog
- License
- BSD-3-Clause
- Created
- 2024
- Topics
- fpgagatematepcbrisc-vrtlsocsystemverilogcolognechipserdesedubos5
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by chili-chips-ba
All 5 repos by chili-chips-ba- chili-chips-ba/wireguard-fpgaStars: 1,378PythonBeta
- chili-chips-ba/openCologne-PCIEStars: 116SystemVerilogPrototype
- chili-chips-ba/openPCIEStars: 114SystemVerilogPrototype
- chili-chips-ba/openeye-CamSIStars: 102SystemVerilogPrototype
Nearby in SystemVerilog
All SystemVerilog repos- Weiyet/MakerCode_RTLChallengeStars: 109SystemVerilogPrototype
- spcl/pspinStars: 108SystemVerilogPrototype
- WangXuan95/UH-JLSStars: 108SystemVerilogPrototype
- seabeam/yuu_ahbStars: 106SystemVerilogPrototype
- gundy/tiny-synthStars: 105SystemVerilogPrototype