PrototypeCommon
gundy/tiny-synth
Verilog code for a simple synth module; developed on TinyFPGA BX
- Owner
- gundy (personal account)
- Stars
- Stars: 105
- Forks
- Forks: 9
- Language
- SystemVerilog
- License
- None
- Created
- 2018
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- WangXuan95/UH-JLSStars: 108SystemVerilogPrototype
- chili-chips-ba/openCologneStars: 108SystemVerilogPrototype
- seabeam/yuu_ahbStars: 106SystemVerilogPrototype
- OPAE/intel-fpga-bbbStars: 104SystemVerilogPrototype
- YosysHQ/nervStars: 103SystemVerilogPrototype
- pulp-platform/tech_cells_genericStars: 102SystemVerilogPrototype