PrototypeCommon
YosysHQ/nerv
Naive Educational RISC V processor
- Owner
- YosysHQ (organization)
- Stars
- Stars: 103
- Forks
- Forks: 22
- Language
- SystemVerilog
- License
- None
- Created
- 2021
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by YosysHQ
All 13 repos by YosysHQ- YosysHQ/yosysStars: 4,863C++RC
- YosysHQ/picorv32Stars: 4,397VerilogRC
- YosysHQ/oss-cad-suite-buildStars: 1,799ShellBeta
- YosysHQ/nextpnrStars: 1,788C++Beta
- YosysHQ/icestormStars: 1,193PythonBeta
- YosysHQ/apiculaStars: 704PythonBeta
Nearby in SystemVerilog
All SystemVerilog repos- seabeam/yuu_ahbStars: 106SystemVerilogPrototype
- gundy/tiny-synthStars: 105SystemVerilogPrototype
- OPAE/intel-fpga-bbbStars: 104SystemVerilogPrototype
- pulp-platform/tech_cells_genericStars: 102SystemVerilogPrototype
- chili-chips-ba/openeye-CamSIStars: 102SystemVerilogPrototype
- mirseo/JSiliconStars: 101SystemVerilogPrototype