BetaRare
hughperkins/VeriGPU
OpenSource GPU, in Verilog, loosely based on RISC-V ISA
- Owner
- hughperkins (personal account)
- Stars
- Stars: 1,402
- Forks
- Forks: 147
- Language
- SystemVerilog
- License
- MIT
- Created
- 2022
- Topics
- verilogrisc-vrisc-v-assemblyhardware-designsasic-designgpugpu-accelerationmachine-learningverification
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by hughperkins
All 11 repos by hughperkins- hughperkins/DeepCLStars: 883C++Beta
- hughperkins/corianderStars: 880LLVMBeta
- hughperkins/tf-corianderStars: 793C++Beta
- hughperkins/pytorchStars: 458PythonAlpha
- hughperkins/cltorchStars: 303C++Alpha
- hughperkins/EasyCLStars: 188C++Prototype
Nearby in SystemVerilog
All SystemVerilog repos- pulp-platform/axiStars: 1,745SystemVerilogBeta
- aws/aws-fpgaStars: 1,691SystemVerilogBeta
- itsfrank/MinecraftHDLStars: 1,596SystemVerilogBeta
- openhwfoundation/cv32e40pStars: 1,317SystemVerilogBeta
- hdl-util/hdmiStars: 1,308SystemVerilogBeta
- rsd-devel/rsdStars: 1,214SystemVerilogBeta